niconiconi on Nostr: "Starting with the Redwood Cove microarchitecture, if the predictor has no stored ...
"Starting with the Redwood Cove microarchitecture, if the predictor has no stored information about a branch, the branch has the Intel SSE2 branch taken hint [...] To avoid code bloat and reducing the instruction fetch bandwidth, don’t add the hint [...] inside a loop with a high iteration count [...] Ideally, the hint should only be added to infrequently executed branches"#TIL After all these years, branch hints are coming back on Intel CPUs since Meteor Lake and Granite Rapids.
Published at
2024-07-13 20:09:18Event JSON
{
"id": "98071be2e46e622f994aa21dd3c90752567cb3079d5df80385de39e67c1f7c89",
"pubkey": "26fdcfc5f6ff27a9926ef372554241c70b1042094ec7749aa301091e34d17aa0",
"created_at": 1720901358,
"kind": 1,
"tags": [
[
"t",
"til"
],
[
"proxy",
"https://mk.absturztau.be/notes/9vo4jrxg4eu6023d",
"activitypub"
]
],
"content": "\"Starting with the Redwood Cove microarchitecture, if the predictor has no stored information about a branch, the branch has the Intel SSE2 branch taken hint [...] To avoid code bloat and reducing the instruction fetch bandwidth, don’t add the hint [...] inside a loop with a high iteration count [...] Ideally, the hint should only be added to infrequently executed branches\"#TIL After all these years, branch hints are coming back on Intel CPUs since Meteor Lake and Granite Rapids.",
"sig": "99f6595a7daeb0e055eab121bad63901a57ff31e36d84d3c97492be7a1f2c89ea27ca04c201f4de5db9c222059836d88e42862bf551b6a261296712e5c18e0f6"
}