Unless I'm misunderstanding, a full framebuffer would be ~2.5MiB each with 8bpp, which is definitely "fast external SRAM" territory if that's the goal. Or am I not parsing correctly?
If we're talking exposing the address space as ordinary mapped memory, that seems quite doable. TBH I hadn't even internalized how restrictive that external mapping is on the original vera design, wow. Yeah if targeting ECP5, burning 24+8 bits on a direct memory map is a no-brainer.